design and realization of a junction-less tfet for analog and digital applications based on strain engineering

This paper investigates the effects of the uniaxial tensile strain on the performance of an all silicon junction-less tunneling field-effect transistor (jltfet) for analog and digital applications. the behavior of the jltfet under global and local uniaxial strain are studied based on the energy band diagram at on, off, and ambipolar states. under local uniaxial tensile strain, it has been observed that the tunneling length at the channel/source interface in the on state has been decreased and at the channel/drain interface in the off state has been increased. simulations illustrate improvements in on current, ion/ioff and steep sub threshold swing (ss) and superior transconductance (gm). the strained jltfet, also demonstrates capability for low-voltage application and high cut-off frequency (ft) and suppressed ambipolar current (iamb).