an ultra-low-power and full-swing full adder cell

In this paper, a one-bit ultra-low-power full adder cell using gdi structure is proposed. main objective of this design is not only providing low power consumption, but also providing full swing outputs. in this paper, combination of different logics and stacking technique are used to provide an ultra-low power cell. also, by using stacked inverters after each function, full swing characteristic for the cell is obtained. these characteristics are obtained in cost of more occupied chip area and higher delay. in order to verify the performance of the proposed cell, simulations are done in hspice using 90nm cmos technology library. beside noise immunity, power consumption is also analyzed under different load conditions, different supply voltages and different temperatures. although delay of the circuit is increased, results show a tremendous reduction in power consumption and an improved power-delay-product for the proposed full adder cell.