>
Fa   |   Ar   |   En
   Semidigital PLL design for low-cost low-power clock generation  
   
نویسنده xu n. ,rhee w. ,wang z.
منبع journal of electrical and computer engineering - 2011 - شماره : 0
چکیده    This paper describes recent semidigital architectures of the phase-locked loop (pll) systems for low-cost low-power clock generation. with the absence of the time-to-digital converter (tdc),the semi-digital pll (sdpll) enables low-power linear phase detection and does not necessarily require advanced cmos technology while maintaining a technology scalability feature. two design examples in 0.18m cmos and 65nm cmos are presented with hardware and simulation results,respectively. © 2011 ni xu et al.
آدرس institute of microelectronics,tsinghua university, China, institute of microelectronics,tsinghua university, China, institute of microelectronics,tsinghua university, China
 
     
   
Authors
  
 
 

Copyright 2023
Islamic World Science Citation Center
All Rights Reserved