Ultra-low leakage arithmetic circuits using symmetric and asymmetric finfets

We are examining different configurations and circuit topologies for arithmetic components such as adder and compressor circuits using both symmetric and asymmetric work-function finfets. based on extensive characterization data,for the carry generation of a mirror full adder using symmetric devices,both leakage current and delay are decreased by 25% and 50%,respectively,compared to results in the literature. for the 14-transistor (14t) full adder topology,both leakage and delay are decreased by 23% and 29%,respectively,compared to the mirror topology. the 14t adder topology,using asymmetric devices without any additional power supply,achives reduction in leakage current by 85% with a small degradation of 7% in delay. the compressor circuits,using asymmetric devices for one of the proposed configurations,achieve reduction in both leakage current and delay by 86% and 4%,respectively. all simulations are based on a 25 nm finfet technology using the university of florida ufdg model. © 2013 farid moshgelani et al.