On improving the performance of dynamic DCVSL circuits

This contribution aims at improving the performance of dynamic differential cascode voltage switch logic (dy-dcvsl) and enhanced dynamic differential cascode voltage switch logic (edcvsl) and suggests three architectures for the same. the first architecture uses transmission gates (tg) to reduce the logic tree depth and width,which results in speed improvement. as leakage is a dominant issue in lower technology nodes,the second architecture is proposed by adapting the leakage control technique (lector) in dy-dcvsl and edcvsl. the third proposed architecture combines features of both the first and the second architectures. the operation of the proposed architectures has been verified through extensive simulations with different cmos submicron technology nodes (90 nm,65 nm,and 45 nm). the delay of the gates based on the first architecture remains almost the same for different functionalities. it is also observed that dy-dcvsl gates are 1.6 to 1.4 times faster than their conventional counterpart. the gates based on the second architecture show a maximum of 74.3% leakage power reduction. also,it is observed that the percentage of reduction in leakage power increases with technology scaling. lastly,the gates based on the third architecture achieve similar leakage power reduction values to the second one but are not able to exhibit the same speed advantage as achieved with the first architecture. © 2017 pratibha bajpai et al.