fast muxbased adder with low delay and low pdp

Adders, as one of the major components of digital computing systems, have a strong influence on their performance. there are various types of adders, each of which uses a different algorithm to do addition with a certain delay. in addition to low computational delay, minimizing power consumption is also a main priority in adder circuit design. in this paper, the proposed adder is divided into several subblocks and the circuit of each subblock is designed based on multiplexers and nor gates to calculate the output carry or input carry of the next subblock. this method reduces critical path delay (cpd) and therefore increases the speed of the adder. simulation and synthesis of the proposed adder is done for cases of 8, 16, 32, and 64 bits and the results are compared with those of other fast adders. synthesis results show that the proposed 16 and 32-bit adders have the lowest computation delay and also the best power delay product (pdp) among all recent popular adders.