a novel low-power fpga-based 1-1 mash δσ time-to-digital converter employing one counter for both stages

Background and objectives: beside acceptable performance, power consumption and chip area are important issues in embedded systems that should be taken into consideration. methods: in this paper, a novel continuous-time 1-1 mash δσ time-to-digital converter (tdc) is presented. since the proposed design utilizes 12-bit quantizer based on gated switched-ring oscillator (gsro) for both stages, it has been implemented all-digitally. by using a novel structure, only one multi-bit counter is employed for both stages, therefore the required hardware for implementation of this work is much less than conventional tdcs. as a result, complexity, chip area and power consumption would decrease considerably. results: we implemented the proposed design prototype on an altera stratix iv fpga board. measured results demonstrate that although this work uses less complex architecture in comparison with previous works, it provides appropriate performance such as 60.7 db snr within 8 mhz signal bandwidth at 400 mhz sampling rate while consuming 2.79 mw. conclusion: experimental results reveals suitability of the proposed tdc to be incorporated in fast and accurate applications such as adplls and high-resolution photoacoustic tomography. also, by adjusting the proposed novel structure with more stages higher order of noise-shaping can be attained to enhance snr and time-resolution further.