a high performance dual stage face detection algorithm implementation using fpga chip and dsp processor

A dual stage system architecture for face detection based on skin tone detection and viola and jones face detection structure is presented in this paper. the proposed architecture able to track down human faces in the image with high accuracy within time constrain. a non-linear transformation technique is introduced in the first stage to reduce the false alarms in second stage. moreover, in the second stage pipe line technique is used to improve overall throughput of the system. the proposed system design is based on xilinx’s virtex fpga chip and texas instruments dsp processor. the dual port bram memory in fpga chip and emif (external memory interface) of dsp processor are used as interface between fpga and dsp processor. the proposed system exploits advantages of both the computational elements (fpga and dsp) and the system level pipelining to achieve real time performance. the present system implementation focuses on high accurate and high speed face detection and this system evaluated using standard bao image database, which include images with different poses, orientations, occlusions and illumination. the proposed system attained 16.53 fps frame rate for the input image spatial resolution of 640x480, which is 23.4 times faster detection of faces compared to matlab implementation and 12.14 times faster than dsp implementation and 2.1 times faster than fpga implementation.