improving accuracy, area and speed of approximate floatingpoint multiplication using carry prediction

Arithmetic units are the most essential in digital circuits’ construct, and the enhancement of their operation would optimize the whole digital system. among them, multipliers are the most important operational units, used in a wide range of digital systems such as telecommunication signal processing, embedded systems and mobile. the main drawback of a multiplication unit is its high computational load, which leads to considerable power consumption and silicon area. this also reduces the speed that negatively affects the digital host functionality. estimating arithmetic is a new branch of computer arithmetic implemented by discarding or manipulating a portion of arithmetic circuits and/or intermediate computations. applying estimated arithmetic in arithmetic units would improve the speed, power consumption and the implementation area by sacrificing a slight amount of result accuracy. an estimated truncated floatingpoint multiplier for single precision operands which is capable of compensating the errors to a desired level by applying the least significant columns of the partial product matrix is developed and analyzed in this article. these errors are caused by removing a number of carry digits in the partial product matrix that have a direct contribution in rounding the floatingpoint numbers. the evaluation results indicate that the proposed method improves speed, accuracy and silicon area in comparison to those of the common truncated multiplication methods.