cost-effective architecture of decoder circuits and futuristic scope in the era of nano-computing

The goal of very large scale integration (vlsi) over the past several decades has been the miniaturisation of chip size, along with increased computing speed and decreased power consumption. miniaturization of size, high computing speed, and low power consumption does not appear to be able to meet the demand of consumers at this time. quantum dot cellular automata is a more promising methodology that has the potential to optimise power, speed, and area at the nano-computing scale. in the field of nanocomputing, combinational circuit design has seen a significant amount of research and development effort. this article presents a comprehensive review as well as a proposed design of a decoder that has an accurate clocking mechanism and the best design. in terms of cell count, total area, cell area, area coverage, latency, qca cost, and quantum cost, the novel 2-to-4 decoder achieves values of 87, 0.10, 0.0281, 28.1, 2.5, 0.625, 0.25, which is better than the prior work. comparing the 2-to-4 decoder design to a standard design, the improvement is 72.64 %, 80 %, 72.71 %, 28.1 %, 64.28 %, 97,44 and 92.85 % in cell count, total area, cell area, area coverage, latency, qca cost, and quantum cost, respectively.