Utilization of high-speed DSP algorithms of cyclic redundancy checking (CRC-15) encoder and decoder for controller area network

Advanced driver assistance system (adas) performs an increasing improvement in active road safety and driving convenience. controller area network (can) is now getting popular because of its expanding applications and widely utilizations in low-cost embedded systems from automation to medical industry. while implementing an effective and efficient mechanism for clock synchronization,serial operation causes the reduction of can transmission rate can have an adverse impact on the real-time applications of systems employing this protocol. also,maintaining the reliability of this technology especially in safety services,a reliable system needs certain requirements like glitches management and troubleshooting in order to avoid certain occurrences of transmission error. in this paper we present a simulated cyclic redundancy checking (crc) encoder and decoder that perform high speed error detection for can using crc-15. digital signal processing (dsp) algorithms were used,namely pipelining,unfolding and retiming to attain the feasible iteration bound and critical path that is appropriate for can system. the source code for encoder and decoder has been formulated in verilog hardware description language (hdl) from actual simulation to implementation of this crc-15 for can system. © 2016 penerbit utm press. all rights reserved.