Implementation of Taguchi method for lower drain induced barrier lowering in Vertical Double Gate NMOS device

This paper presents a study in which an attempt has been made to reduce the drain induced barrier lowering (dibl) in vertical double gate nmos device by optimizing multiple process parameter using l12 orthogonal array of taguchi method. the device performance depended on the amount of dibl effects that were successfully suppressed in the device. the taguchi method comprised an orthogonal array (oa),main effects,signal-to-noise ratio (snr) and analysis of variance (anova) which were employed to analyze the effects of multiple process parameters on the dibl of the device. analysis of the experimental results revealed that the halo implant tilt angle was the most dominant process parameter which had a major influence on dibl value with 62% of factor effect on snr. meanwhile,the lowest possible dibl value retrieved after the optimization approach was observed to be 43.97 mv/v.