|
|
|
|
An optimal mobile hardware design for Inter Motion Estimation in HEVC
|
|
|
|
|
|
|
|
نویسنده
|
nguyen t. ,pham c. ,dinh c. ,nguyen p. ,nguyen t.
|
|
منبع
|
journal of telecommunication, electronic and computer engineering - 2016 - دوره : 8 - شماره : 6 - صفحه:27 -31
|
|
چکیده
|
This paper presents a hardware design for the integer motion estimation (ime) compatible with the high efficiency video coding (hevc) standard. the hardware designed was tar-geted to meet 1080p@30fps real-time video coding. the architec-tures were described in verilog hdl and synthesis on xilinx vir-tex vi. the proposed techniques significantly reduce the area and energy consumption of the proposed hardware on fpga.
|
|
کلیدواژه
|
FPGA; H.264/MPEG-4; H.265/HEVC; Inter motion estimation (IME); Motion estimation (ME)
|
|
آدرس
|
school of electronics and telecommunications,hanoi university of science and technology,hanoi, Viet Nam, school of electronics and telecommunications,hanoi university of science and technology,hanoi, Viet Nam, school of electronics and telecommunications,hanoi university of science and technology,hanoi, Viet Nam, school of electronics and telecommunications,hanoi university of science and technology,hanoi, Viet Nam, school of electronics and telecommunications,hanoi university of science and technology,hanoi, Viet Nam
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Authors
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|