|
|
Development design of fault-tolerant soft-core based on error correction code in FPGA
|
|
|
|
|
نویسنده
|
sulaiman m.h. ,md salim s.i. ,ibrahim m.m.
|
منبع
|
journal of telecommunication, electronic and computer engineering - 2017 - دوره : 9 - شماره : 2-4 - صفحه:161 -163
|
چکیده
|
This paper presented the development of fault-tolerant soft-core that was implemented based on error correction code (ecc). a simulation of behavioral module was carried out using xilinx ise design suite software. the design focuses on fault-tolerant hamming code,single-error-correction double-error-detection (sec-ded) code and triple modular redundancy (tmr) code that is synthesizable in the field of programmable gate array (fpga) verilog. the faults have been injected into the fault-tolerant module. the experiment results were compared as the error detection and the error recovered simulated as simulation results.
|
کلیدواژه
|
ECC; Fault-Tolerant; FPGA; Hamming; SEC-DED; TMR
|
آدرس
|
faculty of electronic and computer engineering,universiti teknikal malaysia melaka (utem),melaka, Malaysia, faculty of electronic and computer engineering,universiti teknikal malaysia melaka (utem),melaka, Malaysia, faculty of electronic and computer engineering,universiti teknikal malaysia melaka (utem),melaka, Malaysia
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Authors
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|