static timing analysis for critical path identification in ternary logic circuits

In this article, a critical path identification method is proposed for ternary logic circuits. the considered structure for the ternary circuits is based on 2:1 multiplexers. sensitization conditions for the employed ternary multiplexers are introduced. moreover, static timing analysis and dynamic programming are utilized in the identification of true and false paths of the circuit for obtaining more realistic results in a reasonable time. an event-driven simulation engine is also developed for confirming the sensitization state of the identified paths. some ternary arithmetic logic circuits are designed to depict the effectiveness of the proposed identification method. simulation results show the correctness and efficiency of the proposed method.