modified 32-bit shift-add multiplier design for low power application

Multiplication is a basic operation in any signal processing application. multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less vlsi area. the propagation time and power consumption in the multiplier are always high. the multiplier speed usually determines the speed of the processor. hence in this work, a design of a 32bit multiplier is proposed by modifying the conventional shiftadd multiplier. the proposed structure reduces the power consumed by the technique of minimizing the switching activities in the design. a 32bit parallel prefix adder based on the modified ling equation is also proposed to speed up the addition of the partial products in the multiplier. the design is modeled in vhdl and implementation is carried out in cadence software with 90 nm and 180 nm cmos technology.