an efficient lut design on fpga for memory-based multiplication

An efficient lookup table (lut) design for memorybased multiplier is proposed. this multiplier can be preferred in dsp computation where one of the inputs, which is filter coefficient to the multiplier, is fixed. in this design, all possible product terms of input multiplicand with the fixed coefficient are stored directly in memory. in contrast to an earlier proposition odd multiple storage (oms), we have proposed utilizing even multiple storage (ems) scheme for memorybased multiplication and by doing so we are able to achieve a less complex and highspeed design. because of the very simpler control circuit used in our design, to extract the odd multiples of the product term, we are also able to achieve a significant reduction in path delay and area complexity. for validation, the proposed design of the multiplier is coded in vhdl, simulated and synthesized using xilinx tool and then implemented in virtex 7 xc7vx330tffg1157 fpga. various key performance metrics like number of slices, number of slice lut rsquo;s and maximum combinational path delay is estimated for different input word length. also, the performance metrics are compared with the existing oms design. it is found that the proposed ems design occupies nearly 62% less area in terms of number of slices as compared to the oms design and the maximum path delay is decreased by 77% for a 64bit input. further, the proposed multipliers are used in transposed fir filter and its performance is compared with the oms multiplier based filter for various filter orders and various input lengths.