a study of emerging semi-conductor devices for memory applications

In this paper, a study of the existing sram (static random access memory) cell topologies using various fet (field effect transistor) low power devices has been done. various low power based sram cells have been reviewed on the basis of different topologies, technology nodes, and techniques implemented. the analysis of mosfet(metal oxide semiconductor field effect transistor), finfet( fin field effect transistor), cntfet (carbon nano tube field effect transistor), and tfet (tunnel field effect transistor) based sram cells on the basis of parameters such as stability, leakage current, power dissipation, read/write noise margin, access time has been done. hspice, tcad, synopsys taurus, and cadence virtuoso were some of the software used for simulation. the simulations were done from a few µms to 7nm technology nodes by different authors.