Power Reduction of the Low Offset Dynamic Comparator With Novel Techniques

In this paper, dynamic comparators structure, by employing two methods for power consumption reduction with applications in low-power high-speed analog-to-digital converters, have been presented. the proposed comparators have low consumption thanks to power reduction methods. they have the ability for adjusting the offset. the comparators consume 14.3 and 24 μw at 100 mhz, which is equal to 3.7 and 11.8 fj. the comparators are designed and simulated in 180 nm cmos. layouts occupy 210 and 240 μm2, respectively.