An overview of power dissipation and control techniques in cmos technology

Total power dissipation in cmos circuits has become a huge challenging in current semiconductor industry due to the leakage current and the leakage power. the exponential growth of both static and dynamic power dissipations in any cmos process technology option has increased the cost and efficiency of the system. technology options are used for the execution specifications and usually it depends on the optimisation and the performance constraints over the chip. this article reviews the relevant researches of the source or power dissipation,the mechanism to reduce the dynamic power dissipation as well as static power dissipation and an overview of various circuit techniques to control them. important device parameters including voltage threshold and switching capacitance impact to the circuit performance in lowering both dynamic and static power dissipation are presented. the demand for the reduction of power dissipation in cmos technology shall remain a challenging and active area of research for years to come. thus,this review shall work as a guideline for the researchers who wish to work on power dissipation and control techniques. © school of engineering,taylor’s university.