Design of low power 8T SRAM with schmitt trigger logic

Static random access memory (sram) has become a key element in modern vlsi systems. in this paper,a low power design of 8 transistor sram cell with schmitt trigger (st) logic is proposed. the main intention of this paper is to design a new sram cell architecture to reduce the power consumption during both read / write operations and to improve sram access stability. the proposed design is simulated using 0.18 μm process technology and compared with conventional 6t cell. simulation results show that the proposed memory cell achieves significant improvements in power consumption during read and write operations. it can retain data at a lower supply voltage of 300 mv. this new type of sram design can operate at a maximum frequency of 1 ghz at 1 v supply voltage. these qualities of the proposed design make it a best choice for high performance memory chips in the semiconductor industry where reliability and power consumption are of great interest. © school of engineering,taylor’s university.