Design and Simulation of a Modified 32-bit ROM-based Direct Digital Frequency Synthesizer on FPGA

This paper presents a modified 32-bit rom-based direct digital frequency synthesizer (ddfs). maximum output frequency of the ddfs is limited by the structure of the accumulator used in the ddfs architecture. the hierarchical pipeline accumulator (hpa) presented in this paper has less propagation delay time rather than the conventional structures. therefore, it results in both higher maximum operating frequency and higher maximum output frequency. ripple carry adder (rca) is used at each stage of conventional pipeline accumulators, whereas the modified pipeline technique contains carry look-ahead adder (cla) instead of rca. the proposed method consists of hierarchical adders that have three parts, two blocks of 4-bit cla and a separated block to estimate carry bits independently. to reach a better frequency resolution in the ddfs, larger phase accumulator is needed. moreover, in conventional ddfss, as the number of phase bits increases, to have non-truncated phase mapping, huge amount of memory will be needed. the trigonometric relations of the sine and the cosine functions are used in the phase mapping technique proposed by symon in order to reduce the size of the look up table (lut). the method applied in this work combines quarter wave symmetry of the sine samples, the phase difference between the sine and the cosine samples and trigonometric relations of the sine and the cosine functions to reduce the total memory size. the sfdr of the output wave will remain approximately constant (132 dbc) in comparison with the previous works. finally, the proposed architecture is simulated on stratix ii fpga. this structure has the frequency range of 0 to 245 mhz with 0.05 hertz frequency resolution.